


QSFP112 400GBASE-SR4 850nm 100m Transceiver



Application

- 400GBASE-SR4 Ethernet
- Switch & Router Connections
- Data Centers
- Other 400G Interconnect Requirements

Features

- Data rate 106.25Gbps (PAM4) per channel
- 4x100GPAM4 VCSEL array
- MPO-12 APC connector
- Single +3.3V power supply
- DDM function implemented
- Hot-pluggable QSFP112 form factor
- Maximum link length of 100m on OM4/OM5 (MMF)
- Operating temperature range: 0~+70° C
- Maximum power consumption 10W
- Class 1 laser
- ROHS 6.0 complaint

Description

The 400G QSFP112 SR4 Transceiver is designed to transmit and receive serial optical data links up to 106.25 Gb/s data rate (per channel) by PAM4 modulation format over multi-mode fiber. It is a small-form- factor hot pluggable transceiver module integrated Optical Extinction Ratio 2.5 dB with high performance vcsel. It is compliant with 400G Ethernet specs and QSFP112 MSA.

I. Specification

Parameter	Symbol	Unit	Min.	Typ.	Max.	Notes
Transmitter (Per Lane)						
Signaling Speed Per Lane		GBd		53.125±100pm		
Modulation Format				PAM4		
Center Wavelength		nm	844	850	863	
RMS Spectral Width	RMS	dB			0.6	
Average Launch Power Per Lane	TXPx	dBm	-4.6		4	
Outer Optical Modulation Amplitude Per Lane	OMAouter	dBm	-2.6		3.5	
Transmitter Excursion, Each Lane	DPx	dB			2.3	
Transmitter and Dispersion Penalty Eye Closure for PAM4, Each Lane	TDECQ	dB			4.4	
Average Launch Power of Off Transmitter, Each Lane		dBm			-30	
Transmitter Transition Time	Tr、Tf	ps			17	
Optical Extinction Ratio	ER	dB	2.5			
RIN ₁₂ OMA		dB/Hz			-132	
Optical Return Loss Tolerance		dB			12	
Encircled Flux						≥86% at 19mm, ≤30% at 4.5 mm

Parameter	Symbol	Unit	Min.	Typ.	Max.	Notes
Receiver (Per Lane)						
Signaling Speed Per Lane		GBd		53.125±10 0pm		
Modulation Format				PAM4		
Input Operating Wavelength		nm	842		948	
Damage Threshold Per Lane	DT	dBm	5			
Average Receive Power Per Lane	RXPx	dBm	-6.4		4	
Receive Power OMAouter Per Lane	OMAouter	dBm			3.5	
Receiver Reflectance	Rfl	dB			-12	
Receiver Sensitivity (OMAouter), Each Lane		dBm			-4.6	
Stressed Sensitivity (OMAouter)	S	dBm			-2	BER=2.4E-4 TDECQ=4.4

II. Ordering Information

Part No.	Specifications									Application
	Package	Data rate	Laser	Optical Power	Detector	Sensitivity	Temp	Reach	Others	
RQ112-400G-SR4	QSFP112	400G	VCSEL	-4.6~4dBm	PIN	< -4.6dBm@OMA	0~70 °C	100M	RoHS	400G Base SR4

III. Absolute Maximum Ratings

Parameter	Symbol	Unit	Min	Max
Storage Temperature Range	Ts	°C	-40	+85
Relative Humidity	RH	%	5	95
Power Supply Voltage	Vcc	V	-0.5	+4.0

IV. Recommended Operating Conditions

Parameter	Symbol	Unit	Min	Typ	Max
Operating Case Temperature Range	Tc	°C	0	/	70
Power Supply Voltage	Vcc	V	3.135	3.3	3.465

Optical Interface




Figure 1 Optical Lane Sequence

Principle Diagram




Figure 2 Module Principle Diagram

V. Electric Ports Definition

Parameter	Symbol	Unit	Min	Typ	Max	Notes
Supply Voltage	V _{CC}	V	3.14		3.47	
Supply Current	I _{CC}	mA			3000	
Transceiver Power-on Initialize Time		ms			2000	
Transmitter						
PAM4 Signaling Rate Per Lane	BR	GBd		53.125		PAM4
Single Ended Input Voltage Tolerance	V _{inT}	V	-0.3		4.0	
Differential Data Input Swing	V _{IN}	mVp-p			880	
Common Mode Noise (RMS)		mV			17.5	
Differential Differential Termination Resistance Mismatch		%			10	
Receiver						
PAM4 Signaling Rate Per Lane		GBd		53.125		
Single Ended Output Voltage	V _{outR}	V			0.45	
Differential Data Output Swing	V _{out,PP}	mVp-p			900	
Common Mode Noise (RMS)		mV			17.5	
Differential Differential Termination Resistance Mismatch		%			10	
IIC communication						
IIC Clock Frequency (Fast Mode)	-	MHZ	/	/	1	
Clock Stretching	-	us	/	/	500	
Data Hold Time	-	ns	300	/	/	




Figure 3 Electrical Pin-out Details

VI. Pin Descriptions

Pin No.	Logic	Symbol	Description	Note
1		GND	Ground	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	
3	CML-I	Tx2p	Transmitter Non-Inverted Data output	
4		GND	Ground	1
5	CML-I	Tx4n	Transmitter Inverted Data Input	
6	CML-I	Tx4p	Transmitter Non-Inverted Data output	
7		GND	Ground	1
8	LVTTL-I	ModSelL	Select	
9	LVTTL-I	ResetL	Reset	
10		VccRx	+3.3V Power Supply Receiver	2
11	LVCOMS-I/O	SCL	2-Wire Serial Interface Clock	

Pin No.	Logic	Symbol	Description	Note
12	LVCOMS-I/O	SDA	2-Wire Serial Interface Data	
13		GND	Ground	1
14	CML-0	Rx3p	Receiver Non-Inverted Data Output	
15	CML-0	Rx3n	Receiver Inverted Data Output	
16		GND	Ground	1
17	CML-0	Rx1p	Receiver Non-Inverted Data Output	
18	CML-0	Rx1n	Receiver Inverted Data Output	
19		GND	Ground	1
20		GND	Ground	1
21	CML-0	Rx2n	Receiver Inverted Data Output	
22	CML-0	Rx2p	Receiver Non-Inverted Data Output	
23		GND	Ground	1
24	CML-0	Rx4n	Receiver Inverted Data Output	
25	CML-0	Rx4p	Receiver Non-Inverted Data Output	
26		GND	Ground	1
27	LVTTL-0	ModPrsL	Present	
28	LVTTL-0	IntL/RxLOS	Interrupt/optional RxLOS	
29		VccTx	+3.3 V Power Supply transmitter	2
30		Vcc1	+3.3 V Power Supply	2
31	LVTTL-I	LPMode/TxDis	Low Power Mode/optional TX Disable	
32		GND	Ground	1

Pin No.	Logic	Symbol	Description	Ref.
33	CML-I	Tx3p	Transmitter Inverted Data Input	
34	CML-I	Tx3n	Transmitter Non-Inverted Data output	
35		GND	Ground	1
36	CML-I	Tx1p	Transmitter Inverted Data Input	
37	CML-I	Tx1n	Transmitter Non-Inverted Data output	
38		GND	Ground	1
39		GND	Ground	1
40	CML-I	Tx6n	Transmitter Inverted Data Input	
41	CML-I	Tx6p	Transmitter Non-Inverted Data output	
42		GND	Ground	1
43	CML-I	Tx8n	Transmitter Inverted Data Input	
44	CML-I	Tx8p	Transmitter Non-Inverted Data output	
45		GND	Ground	1
46		Reserved	For future use	3
47		VS1	Module Vendor Specific 1	3
48		VccRx1	+3.3V Power Supply Receiver	2
49		VS2	Module Vendor Specific 2	3
50		VS3	Module Vendor Specific 3	3
51		GND	Ground	1

Notes:

1. GND is the symbol for signal and supply (power) common for the QSFP112 module. All are common within the QSFP112 module and all voltages are referenced to this potential unless otherwise noted. Connect these directly to the host board signal-common ground plane.
2. Vcc Rx, Vcc1 and Vcc Tx are the receiver and transmitter power supplies and shall be applied concurrently. Requirements, defined for the host side of the Host Edge Card Connector, are listed in Table 4. Recommended host board power supply filtering is shown in Figure 4. Vcc Rx, Vcc1 and Vcc Tx may be internally connected within the QSFP112 module in any combination. The connector pins are each rated for a maximum current of 1.5A (max. current of 2.0 A is required for high module power of 15-20W).

The diagram illustrates the memory map of a 128Kbit module, showing the distribution of pages across different banks and the specific content of those pages.

Overall Memory Map (00h to FFh):

- Page 00h:** System ID, Advertise (NVRs)
- Page 01h:** Revision codes Advertising (NVRs)
- Page 02h:** Module and Lane Threshold Values (NVRs)
- Page 03h:** User EEPROM (NVRs)
- Pages 04h~0Fh:** Reserved
- Bank N Pages:** Bank 0 Pages 10h~1Fh, Lane Dynamic Information (VRs)
- Pages 20h~AFh:** Reserved for Coherent
- Pages 80h~AFh:** Custom

Bank Independent Pages: NVR content applies to whole module, no change when bank select changes.

Bank Dependent Pages: Bank 0 Pages 10h~1Fh, Lane Dynamic Information (VRs).

Bank 0 Memory Map (10h to 1Fh):

- Page 10h:** Channel control and masks
- Page 11h:** Channel state, flags and monitors
- Page 12h:** Diagnostics
- Pages 13h-15h:** WDM and FEC control
- Pages 16h-17h:** Reserved for Coherent
- Pages 18h-1Dh:** Reserved
- Pages 1Eh-1Fh:** Custom

Figure 4 Digital Diagnostic Memory Map

Any voltage drop across a filter network on the host is counted against the host DC set point accuracy specification. Inductors with DC Resistance of less than 0.1 Ohm should be used in order to maintain the required voltage at the Host Edge Card Connector. Figure5 is the suggested transceiver/host interface.




Figure 5 Recommended Host Board Power Supply Filtering